

FIG. 1




FIG. 2

1.



FIG. 3

50	43 42 41	38 37 36	32 31 30 29	24 23	21 20 1	6 15 14	13 0
nid	8 0 0	0 1 0 70 70 ;	0.00.00	Port	Task		Ack Value

FIG. 4




FIG. 5




FIG. 6

50 49 48 47	45 44 43 42 41	38 37	32 31	0
chip 1	0 0 8 1 0	00	Port	D32

FIG. 7

50 49 48 47	45 44 43 42 41	38 37	32 31	0
chip 1	0 1 8 1		ort	D32

FIG. 8




FIG. 9




FIG. 10

50 49 48 47	45 44 43 42 41	38 37	32 31	0
chip 1	nid [7:6] S 1 1	0 0	ñid 5:0].	A32

FIG. 11

50 49 48 47	45 44 43 42 41	38 37	32 31	0
chip 1	nld [7:6] § 1 1	1 1 0 (I	0)	A32

FIG. 12




FIG. 22




FIG. 31

0 43 42 41 38 37 3 nid S 0 0 0 1 0 0		24 23 21 Port	20 16 15 14 13 Task	Ack Value
		5 10 00		
	1	FIG. 32		
0 43 42 41 38 37	32 31			
ntd S 1 0 1 1	Port		D32	
	FI	G. 33		
0 43 42 41 38 37 :				
nld S 1 0 0 0 M	Port		D32	
	F	IG. 34		
13 42 41 38 37 36 nld S 1 0 0 1 M	32 31 Port:		D32	0
100 P 40 4000	£	IC 25		
19 48 47 45 44 43 42 41	32 31	FIG. 35		0
p 1 0 0 S 1 0 0 0	Ron		D32	
		FIG. 36		
19 48 47 45 44 43 42 41 38 37	32 31		···	0
p 1 0 1 S 1 0 0 0	Port		D32	
		FIG. 37		
49 48 47 43 42 41 38 37	32 31			0
p 1 S 1 0 0 1	Port		D32	
		FIG. 38		
45 44 43 42 41 38 37	32 31		TANK TO	0
MemID nld S 1 1 0	[5:0] 3.		A32	
		FIG. 39)	
		. 10. 00		
nid M	37 32 31		D32	
MemID [7:6] • 1 1 1 1	(5:0) Act 1		U3Z	

FIG. 40




FIG. 44




FIG. 45

Distributor (minif_in) Interface




FIG. 46




FIG. 47

$MRA_Out_Engine\ Interface$




FIG. 48




FIG. 49

. Message_Out_Engine Interface




FIG. 50




Fig. 51




FIG. 52




FIG. 53




FIG. 54




FIG. 55